The ability to incorporate rigid but high-performance nano-scale non-planar complementary metal-oxide semiconductor (CMOS) electronics with curvilinear, irregular, or asymmetric shapes and surfaces is an arduous but timely challenge in enabling the production of wearable electronics with an in-situ information-processing ability in the digital world. Therefore, we are demonstrating a soft-material enabled double-transfer-based process to integrate flexible, silicon-based, nano-scale, non-planar, fin-shaped field effect transistors (FinFETs) and planar metal-oxide-semiconductor field effect transistors (MOSFETs) on various asymmetric surfaces to study their compatibility and enhanced applicability in various emerging fields. FinFET devices feature sub-20 nm dimensions and state-of-the-art, high-κ/metal gate stacks, showing no performance alteration after the transfer process. A further analysis of the transferred MOSFET devices, featuring 1 µm gate length, exhibits an I ON value of nearly 70 µA/µm (V DS = 2 V, V GS = 2 V) and a low sub-threshold swing of around 90 mV/dec, proving that a soft interfacial material can act both as a strong adhesion/interposing layer between devices and final substrate as well as a means to reduce strain, which ultimately helps maintain the device's performance with insignificant deterioration even at a high bending state. 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 5
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Flexibility has become a key feature and game changer that allows not only large-scale deployment of electronics in what is now known as macro-electronics 1 but also offers the possibility of integration of electronics with wavy, curvilinear, irregular, or asymmetric shapes and surfaces, such as textile, paper, vinyl, wood, glass, stone, and tiles. This can leverage the development of electronic display, lighting, distributed sensor networks, large-surface energy harvesting (such as photovoltaic, thermoelectric generator, etc.), or bio-integrated systems enabling the Internet of Everything. [2] [3] [4] [5] [6] [7] [8] In the recent past, the display industry has focused on making curved, large, flat-panel display screens. Organic and polymeric materials as well as amorphous silicon (a-Si) and low-temperature polycrystalline silicon (LTPS)-based electronics, have played an important role in the development of such display technologies. [9] [10] [11] Moving forward, the development of new and exciting flexible, stretchable, and wearable high-performance technologies is a critical enabler for the Internet of Everything. 1 Since continuous data transmission from various wearable electronics to the cloud is acutely energy inefficient, involving excessive power consumption through large-bandwidth wireless communication, centralized massive data processing, and because of potential cyber-security issues due to hacking and technical vulnerability, it is important to integrate in-situ data-processing capability and storage in wearable electronics for energy-efficient functionality and information management. In that regard, out of a wide variety of existing materials (organic, molecular, nanoparticles, quantum dots, nanowires, nanotubes, thin film, etc.), inorganic, thin film based electronics show the most reliable and effective highperformance information-processing capability. Some significant challenges with such electronics include their rigidity, and brittleness; therefore, it is essential to make them 4 lightweight and flexible without compromising their advantages of higher informationprocessing ability, thermal stability, integration density, and energy efficiency (due to sub-1 volt low-input operation). Their flexural rigidity can be reduced, and remarkable flexibility may be attained in making them ultra-thin. Various methods [12] [13] [14] [15] [16] have been demonstrated with interesting applications, including two [18] [19] [20] [21] [22] [23] of our own where we uniquely used the bulk mono-crystalline silicon (100), which holds 90 percent of the electronics market share with pre-fabricated devices, retaining ultra-large-scaleintegration (ULSI) density to demonstrate flexible, ultra-high-performance, nano-scale, non-planar FinFETs-semiconductor industry's most advanced transistor. While these methods are exciting, their non-planar, nano-scale features pose a difficult challenge for integration with various asymmetric surfaces readily available in our daily life, including textile, paper, wood, stone, and vinyl. Not only do these materials have irregular curvilinear surfaces, mitigating stress-while preserving structural integrity in their embodiment with flexible ultra-thin layered materials with sensitive nano-scale featured devices-is demanding. Soft-materials can serve as both an interposing and an encapsulation layer. D.-H. Kim et al., for example, demonstrated the transfer printing of ultra-thin circuits on different materials and irregular surfaces. 17 In continuation of such pioneering work, we have now adapted a double-transfer technique onto soft materials with embedded, nano-scale, non-planar, state-of-the-art FinFETs and MOSFETs on asymmetric surfaces of textile, paper, wood, stone, and vinyl as a prime example of how our digital world will take shape in the future after the heterogeneous integration of traditional but quite mature and reliable CMOS technology with up-and-coming, transfer techniques using soft materials as the prime enabling catalyst.
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Results and Discussions:
The hetero-integration process is shown in Figure 1 . It begins with the release of a thin layer of silicon of about 30 to 35 µm in thickness from a p-type (100) silicon wafer (figure 1a). The procedure of extracting such a fabric consists of deep trench formation followed by isotropic etching-based release, which has been demonstrated with various devices and thicknesses (5-50 µm) by controlling various design parameters, such as the trenches' depth, as explained in detail in our previous works. 25, 26 The transfer process is then carried out by placing the released silicon fabric upside-down on a piece of polyimide film (Kapton) or copper foil, which is coated with unbaked photoresist ( Figure   1b ). The photoresist layer is meant to protect the topside of the fabric, where electronic devices "sit", and we have found that a thick layer is the most effective (above 2 µm).
Once the photoresist is baked, a thin layer of elastomer polydimethylsiloxane (PDMS) is spin coated on top to provide final adhesion and isolation from applied strains ( Figure   1c ). The whole stack is then placed on top of the substrate of interest, and the PDMS layer is left for curing ( Figure 1d ). Finally, the photoresist is dissolved with acetone to release the carrier film/foil (Figure 1e ). This double-transfer approach differentiates itself from the standard single-transfer and printing approach, which relies on the mechanical properties of nanomembranes with usually very small areas for single-device development. In contrast, we offer the opportunity of large-area, complete-die transfer with ultra-large-scale density capability.
We have chosen PDMS over other materials because of its favorable mechanical and insulating properties as well as its biocompatibility demonstrated through its use in several implants, bandages, contact lenses, and a variety of other medical uses. 27 PDMS 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60   6 can be considered as a variety of silicone: inert, synthetic compounds whose basic structure is the inorganic compound of Si atoms with oxygen atoms (siloxane) and methyl groups occupying the remaining free valences. Moreover, it is inexpensive, transparent, and stretchable, and it can be conformably coated with a controlled thickness in addition to its capacity to form mold structures with high resolutions.
To demonstrate sophisticated non-planar devices, we have fabricated and transferred p- patterning, ion implantation was used to form source and drain; ohmic contacts were then created with a silicidation process using nickel. Finally, aluminum contacts were formed and a forming gas (N 2 /H 2 ) anneal was performed at 420 °C. Once fabricated, the wafer was diced and a die was selected for the soft back-etching process to thin the carrier substrate down to 50 µm. Details on the thinning process can be found in our previous publication. 24 Next, the thin die was transferred onto a Kapton plastic with the previously described procedure (Figure 2a To further study the implications of the transfer process, we have additionally Figure 4a ). Silicon nitride spacers were formed to protect the gate stack. Next, source and drain areas were created with ion implantation at the gate's sides. Nickel silicidation was then performed to improve contact resistance, and finally aluminum contacts (200-nm-thick) were deposited with sputtering and then 8 patterned with RIE. Next, before carrying out the releasing process, the top exposed silicon and poly-silicon areas were protected with a thin layer of Al 2 O 3 deposited with atomic layer deposition (ALD). The peel-off process was then performed as previously described to separate a thin top layer (2 cm × 1 cm × ~40 µm) from the substrate with the devices on top. Finally, the transfer process was carried out on a piece of paper with the method explained previously.
Stress can play an important role in determining the transistor's behavior, and one of the key mechanisms in silicon is the piezoresistive effect, by which the bulk resistivity is influenced by the mechanical stress applied to the material and how it is applied. From a physical structure point of view, stress directly affects the bandgap distribution, which causes changes in the effective mass of carriers. For electrons, stress causes redistribution in the sub-bands, whereas, for holes, stress causes band split and deformation. Given that mobility depends on the effective mass of carriers, stress can directly affect device performance. 29, 30 On the other hand, only a small performance reduction was observed in MOSFET devices after our CMOS-compatible peel-off process was performed, compared with the on-wafer devices (where the most significant impact is on gate leakage current) and at different applied strains (bending radii from 70 mm down to 5
mm or approximately 0.2% strain). 21 Here, we have transferred a flexible silicon fabric with MOSFET devices and characterized their performance before the transfer (flat and bent to a radius of 3.5 mm) and after the transfer (flat and bent to a radius of 3.5 mm;
bending occurs in a longitudinal direction across the device channel). Figures 3b and 3c show the I-V characteristics in the subthreshold and linear regions as well as leakage current density. As can be observed, before the silicon fabric is transferred, bending 9 causes a noticeable detriment regarding on-state and gate leakage currents. We have previously shown that flexibility can cause some electrical degradation in ultra-thin flexible fabrics due to continuous mechanical stress, which is reflected in a highcapacitance variation and increased interface defect density in the dielectric. 31 It has been previously demonstrated that the presence of defects in the dielectric leads to a higher trap-assisted tunneling current, which at the same time produces an increment in leakage current. 32, 33 But once our transfer process was performed, the impact of bending was nearly eliminated when compared with the bare silicon fabric, which can be explained by the strain reduction effect with the addition of the soft polymeric material. Table 2 summarizes the changes of important electrical parameters in the MOSFET device, and it is evident that, after the transfer process, the device not only retained its functionality with tolerable variations, but also recovered its performance and reduced strain-related effects, with the additional observation that remaining defects in the dielectric will still affect the gate leakage current, as observed in Figure 3d .
Regarding the mechanical characteristics of the transferred samples, we first observed that different adhesion mechanisms were involved at the Si/PDMS and PDMS/substrate interfaces. In the Si/PDMS interface, adhesion was promoted through trapping of the Si sheet inside the cured PDMS. 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 10 porous surfaces, such as Kapton or vinyl (Figures 4a and 4c) . Thus, using PDMS was expected to work for other materials because it provided an adhesion route independent of the chemistry at both interfaces of Si/PDMS and PDMS/substrate. At the same time, because of the strong adhesion, the main failure mechanism occurred from cracking at the ultimate tensile strength of the fabric, rather than slipping or delamination, which have been found to be a more common failure for relatively larger silicon thicknesses.
14 Not only limited to adhesion promotion, the low modulus PDMS layer reduced the applied strain on the silicon fabric. To appreciate this, the concept of mechanical neutral surfaces must be considered. According to Suo et al. for materials with quite large differences in the elastic moduli, the neutral surface between a Si sheet and an underneath compliant material must shift from the mid-surface toward the compliant material. 34 Since PDMS has a low elastic modulus of 0.5 MPa compared to the large elastic modulus for silicon, the neutral surface must shift accordingly. Depending on the thicknesses of both the Si sheet t Si and the PDMS t PDMS , their corresponding Young's moduli Y Si and Y PDMS , and R, the bending radius, a reduction of the applied strain on the Si sheet is expected and governed by the relation 34 :
where ߟ = ‫ݐ‬ ௌ ‫ݐ/‬ ெௌ and ߯ = ܻ ௌ /ܻ ெௌ . Thus, depending on the PDMS thickness it is possible to control the reduction factor, as illustrated in Figure 5a , for different PDMS thicknesses, achieving up to almost 20 times the strain reduction. This directly affects the tensile strength of the system and helps achieve lower-bending radii for more compliant fabrics. To illustrate this effect, we have compared the minimum bending radius of a 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 11 released ~10 µm silicon fabric with a transferred sample with similar dimensions. For a PDMS thickness of around 50 µm, the sample achieved a bending radius as small as 1 mm (Figure 5b ), compared to ~2 mm of the self-standing silicon fabric by itself.
On the other hand, adding a top encapsulating layer on the silicon sheet would not only act as protection from diverse environmental conditions but it can also be adjusted so that the neutral surface (where there is no strain) shifts to where the silicon substrate is bending so that it does not add any strain to the electronic devices. This condition is met when 34 :
where Y encp and t encp are the young modulus and thickness of the encapsulating material.
In the case of a 30-µm-thick released silicon fabric, this value is about 120, which corresponds to a PDMS thickness of approximately 15 µm. This same concept of mechanical improvement by shifting of the encapsulating layer and neutral surface has been previously studied by S.-I. Park et al. 14 Transforming thin-film-based, traditional, inorganic electronics by reducing their thickness is an effective way to achieve flexible electronics-and using a PDMS-based support layer can lead to an effective way for encapsulation of such electronics as a packaging layer.
Conclusions:
We have shown a generic hetero-integration of transfer printing and CMOS technology-derived, state-of-the-art logic devices with both non-planar 3D FinFETs and planar traditional MOSFETs on thin flexible substrates and a highly flexible mono- gives us a way to not only provide a strong adhesion layer to reduce the strain and achieve more compliant systems but also encapsulate ultra-thin, silicon fabric-based, flexible electronics. Overall, transferring the silicon fabric with devices not only facilitates handling and adds mechanical robustness but also helps reduce applied stress to devices, which ultimately helps maintain their functioning performance with insignificant deterioration even at a bending state. 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 13 layer dielectric (ILD) was formed with phosphosilicate glass (PSG) and plasma-enhanced chemical vapor deposition (PECVD) silicon oxide (SiO 2 ). Next, contact holes were etched through the ILD, after which titanium (Ti) was deposited as a barrier layer, then tungsten as plugs, and finally aluminum (Al) as contact pads. Further details can be found in the corresponding author's previous work. [28] [29] [30] [31] [32] [33] [34] [35] The thinning process can be summarized as the anisotropic back-etching of a selected die through several steps of deep reactive ion etching (DRIE) to adequately reach the desired thickness. A detailed description of this process can also be found in our previous work.
METHODS
FinFET fabrication and thinning:
24
MOSFET fabrication: The fabrication started with lightly doped p-type 4-inch bulk Si wafers. First, 300 nm of SiO 2 was grown thermally using a dry-wet-dry oxidation process. Next, the wafers were spin coated with diluted nLof 2070 photoresist to perform the first lithography; the resist thickness due to dilution was coated to a thickness of 1 µm 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 16 mTorr, C 4 F 8 : 100 sccm, SF 6 : 5 sccm). The wafer then went through a second 40 nm of aluminum oxide deposition using atomic layer deposition (TMA precursor time: 15 ms, H 2 O vapor: 15ms, 400 cycles at 250 °C), this time to protect the sidewalls of the trenches.
At this point, the wafers were taken to a final dry etch step (ICP power: 1500 W, RF power: 150 W, CHF 3 : 40 sccm, Ar: 5 sccm, temperature: 10˚C, pressure: 5 mTorr), where the trench sidewall spacers were created to protect the silicon from the subsequent etch step and leave the bottom of the trenches exposed for the silicon release process. Finally, the wafers were taken to xenon difluoride (XeF 2 ) etchant, where caves were created at the bottom of each trench; once these caves converged, the top silicon portion containing the transistors was released from the bulk and could be flexed due to its extremely low thickness.
Electrical characterization: A semiconductor parameter analyzer (Keithley 4200-SCS)
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